Formal Design and Synthesis of GALS Architectures

نویسنده

  • Sohini Dasgupta
چکیده

A Globally Asynchronous and Locally Synchronous (GALS) system can be obtained by: (1) integrating independently clocked domains via an asynchronous communication link or, (2) desynchronising a synchronous system into a number of synchronous compartments whose interface is seamlessly refined to handle asynchronous communication. In the area of system integration, a number of schemes have been proposed to handle the synchronisation problem. There have been no comparative performance analysis to aid the designer to choose one scheme over another. Therefore, we classify these schemes into three generic categories so that they can be brought to a common platform for comparison and show how they can be applied to an existing partitioned synchronous architecture to obtain a reliable, low latency and efficient clock control architecture. We present circuit solutions and comparative analysis results for the generic classes in terms of circuit implementation, performance and relative power consumption. The various system desynchronisation methodologies proposed are targeted for single clock synchronous systems where all components operate on the same

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

1549 Heterogeneous Reactive Systems Modeling and Correct - by - Construction Deployment Albert Benveniste , Luca P . Carloni , Paul Caspi

We propose a mathematical framework to deal with the composition of heterogeneous reactive systems. Our theory allows to establish theorems, from which design techniques can be derived. We illustrate this by two cases: the deployment of synchronous designs over GALS architectures, and the deployment of synchronous designs over the socalled Loosely Time-Triggered Architectures. This report is an...

متن کامل

Globally Asynchronous Elastic Logic Synthesis

The main aim of this project is to deliver an integrated design methodology for synthesising digital systems with mixed synchronous-asynchronous architectures. The proposed technique combines Globally Asynchronous Locally Synchronous (GALS) design with Elastic Logic principles. Elastic Logic and Asynchronous design are envisioned to share a common timing discipline which should simplify the GAL...

متن کامل

A Framework for Modeling the Distributed Deployment of Synchronous Designs

Synchronous specifications are appealing in the design of large scale hardware and software systems because of their properties that facilitate verification and synthesis. When the target architecture is a distributed system, implementing a synchronous specification as a synchronous design may be inefficient in terms of both size (memory for software implementations or area for hardware impleme...

متن کامل

Design Flow for a 3-Million Transistor GALS Test Chip

We present a design methodology that has been employed on a GALS test chip with three million transistors using a 0 25μm CMOS technology. The chip contains 25 GALS modules interconnected using four different bus architectures, various additional test stuctures, and occupies a total area of 25mm2. Hierarchical composition and timing verification, in conjunction with a small library of self-timed...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008